Full Package Signal Integrity Analysis
CST MICROWAVE STUDIO® (CST MWS) was the only commercial software to solve a complex IC package benchmark set by IBM. This benchmark was set in the scope of the 15th Conference on Electrical Performance of Electronic Packaging (EPEP 2006, www.epep.org) during a special session hosted by IBM on the "Parallelization of EM Full-Wave Solvers for Product-Level Problems".
Figure 1: Fig. 1 View of the package and the proposed 20 signal lines.
The benchmark was a complete IC package, provided as a Cadence® Allegro® layout with 8 metallization layers and a total of 40,000 geometrical entities. Various views of the structure are presented in Fig. 1. The problem involved a group of 20 fan-out lines and the associated differential pair clock lines. S-parameters were sought for at least four lines.
Figure 2: The ODB++ interface to CST MWS.
Using the EDA Link provided in CST MWS,the layout data of the PCB can be easily transformed into a 3D model. The link supports various industry standards, like Zuken 5000®, ODB++®, and Mentor Graphics® ASCII files. During the import stage it is already possible to define geometry and material parameters and also the positions of the excitation ports. Furthermore, parts of the structure can be extracted using a rectangular or even polygonal selection tool. The so-imported model is ready for simulation, as the right boundary and mesh setting will be automatically selected during the import.
Figure 3: Fig. 3 Close up view on trace DAT02.
Figure 4: Fig. 4 Time domain signals for the excitation of trace DAT02.
Figure 5: Fig. 5 S-Parameters at input and output side.
For the presentation of the results, one signal trace named DAT 02 was selected. Adjacent to this signal line, lie the clock N line and the DAT 06 line, as depicted by Fig. 3. The examined line was excited using a Gaussian pulse containing frequency components up to 8 GHz. The time signals plotted in Fig. 4 depict the time development of the input and output pulse, as well as the near and far end crosstalk to the adjacent lines. As the calculation is performed in the time domain, the S-Parameters for the entire frequency range can be obtained from a single simulation, as depicted by Fig. 5. Furthermore, arbitrary time signals can be used for the simulation. However, it is more efficient to extract network parameters from the 3D simulation based on model order reduction, and use the extracted values for a circuit level simulation in CST DESIGN STUDIO™ (CST DS).
Figure 6: Fig. 6 Schematic view in CST DS, and calculated delay time of a ramped signal.
The left hand side of Fig. 6 illustrates the schematics of the chip model as displayed by CST DS. In this circuit level simulation, the structure was excited using a rectangular pulse with a rise time of 39.5 ps. The same pulse shape was used by IBM for the measurement of the signal delay time. The value estimated in CST DS amounts to 118.4 ps, showing excellent agreement with the measured value of 118.6 ps.
CST Article "Full Package Signal Integrity Analysis"
last modified 14. Apr 2008 12:27
printed 4. Dec 2008 6:15, Article ID 392
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 392
Last modified: 14. Apr 2008 12:27
Other Articles
The actual trend in the silicon industry toward higher levels of integration generates chips with densities of tens of millions of transistors. As a consequence, the signal switching frequency in modem digital equipment is beyond the gigahertz range. When the bandwidth requirement increases, the electrical properties of the interconnections affect and limit the integrity of the traveling digital signals.
These phenomena also have an impact on the electromagnetic compatibility (EMC) performance of the system since corrupted signals can easily increase the unwanted electromagnetic interference (EMI).
This article summaries the simulations and measurement carried out using CST MICROWAVE STUDIO® on a multilayered PCB.
Read full article..
This article demonstrates how CST MICROWAVE STUDIO® has been applied to the Signal Integrity analysis of a multilayer PCB structure. Good agreement with measurement is shown as well as the results for a design suggestion to reduce coupling between planes.
Read full article..
This article concerns the design of a X-Band squintless horn antenna array consisting out of 96 radiating elements. The full design of the 2.4m antenna blank (including the simultaneous excitation of all 96 arms) has been performed within CST MICROWAVE STUDIO®. The simulated results have been in an excellent agreement with compact range measurements.
Read full article..
This article summarises the simulation of a System-in-Package (SiP) model using the CST MICROWAVE STUDIO® (CST MWS) Transient Solver to determine the S-Parameters, field distribution and system response when excited with 10 and 20 GHz pulses with additional noise signals. An analysis of the SiP with a board mounting and its effect on the is resonant frequency is also performed. The EMC behaviour of the SiP with and without the mounted board is also considered.
Permission and courtesy of AET Inc. Japan.
Read full article..
In this article the simulation of parasitic effects in a standard IC package is shown. The transient simulator in CST MICROWAVE STUDIO® (CST MWS) offers the advantage, that effects such as crosstalk and signal delay can be investigated in both time and frequency domain. Additionally, the simulation results can be used to generate an equivalent RLC network model that has the same S-Parameters as the 3D EM simulation but can be included in the overal circuit simulation of the logical parts of the IC.
Read full article..